Abstract. This paper presents architecture design and field programmable gate array (FPGA) implementation for Wideband Code Division Multiple Access (W-CDMA) transceiver system. Systems that implement the W-CDMA standard must be flexible enough to accommodate changes with the standard, as well as improvements in capacity enhancement techniques such as adaptive antenna and multi-user detection schemes. FPGAs provide this flexibility. Altera high-density, high-performance programmable logic devices (PLDs) combined with intellectual property (IP) functions and the Quartus II development software provide a complete solution for the wireless communications application. The paper describes how to implement a W-CDMA system that conforms to the IMT-2000 standard using Altera FPGAs and IP functions.
Introduction
The standardization and system development of the third-generation (3G) International Mobile Telecommunications (IMT-2000), began in response to the rising need in recent years to achieve high-speed data communications capable of supporting mobile multimedia services and developing a common platform that would enable mobile phone subscribers to use their mobile terminals in any country across the world [1] . Hybrid Phase Shift Keying (HPSK) is applied to spreading modulation in uplink. This ensures continuous transmission even when variable-rate transmission is carried out, and minimizes the peak factor in the transmission waveform [2] .
Wideband-CDMA (W-CDMA), proposed by 3GPP (Third Generation Partnership Project), is one of the major proposals for ITU IMT-2000 RTT (Radio Transmission Technology ) standards. For downlink, a spreading code that assures Orthogonal Variable Spreading Factor (OVSF) is applied, which generates codes that are orthogonal to each other even if the symbol rate (SF, i.e. code length) is different. This enables the provision of various bit rate services through channels that are orthogonal to each other. As for error-correction codes, studies were conducted on the application of turbo codes to mobile communications, which are claimed to have high error-correction performance for relatively high-speed transmissions. Turbo codes are adopted with an optimized interleaver.
W-CDMA demands fast signal processing, which requires logic implementation. However, these applications also have complex control algorithms such as searching, multipath tracking, and finger assignment, which are better-suited for implementation in software. A programmable solution that provides flexibility, zero non-recurring engineering (NRE) costs, and the required throughput is the right solution for third-generation wireless applications [3] . With the Altera Nios II embedded soft processor and Quartus II Electronic Design Automatic (EDA) development software, users can integrate both hardware and software system functions on a single programmable chip, eliminating I/O bottlenecks that limit system performance. Figure 1 shows the block diagram of a downlink transmitter that supports the W-CDMA standard. To conform to the W-CDMA standard, cyclic redundancy code (CRC) bits are added for error detection, and error correction bits are added for channel coding. The data is then spread with a user-or channel-specific code to produce a data stream at a given chip-rate. The spread data stream is scrambled with Gold code so that multipath signals can be uniquely identified and decoded by the receiver. To transmit a signal within the specified bandwidth, the resulting chip data bits are shaped using a pulse shaping filter. Then, the signal goes through carrier modulation and up-conversion to radio frequency (RF), and is then sent to the antenna to be transmitted over the air. The various block functions used in the transmitter digital architecture, such as CRC checker, FEC, Block interleaver, OVSF channelization codes, spreading codes and QPSK modulator, are provided in Altera MegaCore functions or IP functions, which can implement these functions and therefore meets the third-generation standard requirements.
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Forward Error Correction (FEC).
In W-CDMA, the use of channel encoding (FEC) in parts of the bandwidth expanded through spreading by random codes can increase the gain, in addition to the spreading gain [4] . Turbo codes have been advocated for channel encoding, which outperform convolutional encoding. Turbo encoding gives a relatively large encoding gain which a reasonable computational complexity. This encoding scheme is useful for data services that permit longer transmission delays. The Altera Turbo Encoder/Decoder IP function dramatically shortens design cycles. Figure 2 shows the block diagram of Altera Turbo Encoder function. The turbo encoder feeds the input bits through to the output. In addition, it encodes them using encoder 1, which is a recursive systematic convolutional (RSC) encoder. It also feeds the input bits via an interleaver into encoder 2. If required, the encoded bit streams can be punctured by external logic. To allow a new data block to be shifted in whilst encoding and shifting out the previous block, the datapath through the encoder may be double buffered. Table 1 shows the performance of the turbo encoder and decoder IP function using the QuartusII version 9.0 software and default parameters available in Stratix and Cyclone devices, which are EP1S10F780C6 and EP1C20F400C7, including all of the off-IP function memories. Figure 3 shows a modulator that performs baseband filtering and carrier modulation. To meet the W-CDMA requirements, the IP functions can be used to build a complete modulator, such as Figure 5 shows the MegaWizard Plug-In of NCO compiler. The NCO block, which is 60-MHz bandwidth for channel mapping and high spurious free dynamic range (SFDR), is implemented using the multiplier-based architecture, which reduces memory usage by using the hardware multipliers in the selected FPGA device.
QPSK Modulator
The NCO Compiler can be used to generate a variety of NCO architectures. Using the IP Toolbench driven interface that includes both time-and frequency-domain analysis tools, we can create our custom NCO, which outputs a sinusoidal waveform in two's complement representation. Figure 6 shows the proposed functional QPSK modulator design. Figure 7 shows the proposed digital architecture of a receiver that supports the W-CDMA standard. Each block can be implemented in an FPGA device using IP functions or FPGA-based embedded soft-processor, such as Nios II.
Despreading and RAKE receiver
A signal transmitted through the wireless channel may be severely distorted due to co-channel interference, adjacent channel interference (or multiple access interference), thermal noise, and multipath fading [5] . The most severe distortion comes from fading, which changes the bit error rate (BER) curve from an exponential to a linear curve. To be effective, the system requires a despreader that can simultaneously despread the numerous multipaths of both a single user as well as multiple users. A RAKE receiver, with its multiple fingers to despread different multipaths, is well suited for this function.
A full-matched filter eliminates the need for dedicated delay-locked loops (DLLs) connected to the finger to track the multipath and creates a centrally controlled RAKE receiver that is simpler than a distributed one with DLLs. High-density FPGAs with embedded processor Nios II, such as Cyclone and Stratix, can implement a full-matched filter in programmable logic and control logic by NiosII embedded processor.
Channel Estimator and Signal Decoder
To correct for channel distortion, the system has complex amplitude and phase estimation. Figure  8 shows the implementation diagram of channel estimator and signal decoder. This action is part of the RAKE receiver, and is required for coherent detection. One of the schemes used to estimate complex amplitudes is a pilot symbol-assisted channel estimation filter, called a weighted multi-slot averaging (WMSA) channel estimation filter.
In this estimation scheme, the wideband signal is converted to a narrowband signal using a binary correlator. The pilot symbols are demultiplexed from data symbols. The correlator and FIR filter can be effectively implemented by IP functions, and the control portions by the Nios II embedded processor in an Altera FPGA.
Multi-User Detector and Interference Cancellation
W-CDMA is based on direct-sequence (DS) CDMA technology. The capacity of a DS-CDMA system is interference limited. Every user acts as interference for ever other user. Multi-user detection (MUD) techniques, which are also called joint detection and interference cancellation (IC), reduce the effect of multiple access interference (MAI) and increase system capacity.
The maximum likelihood sequence estimator (MLSE) is a well-known optimal detection algorithm. However, it is too complex for practical DS-CDMA systems. Therefore, most research and implementation efforts are focused on developing sub-optimal schemes, which can be classified into linear multi-user detectors and subtractive interference cancellation detectors.
The IC scheme can be implemented as a successive IC (SIC) detector and a parallel IC (PIC) detector [6] . In SIC detector, the users are first ranked in order of received power level. The strongest users are then estimated, regenerated, and subtracted from the received signal. The PIC detector separate estimates of the MAI contributed by each user are created in order to subtract out some or all of the MAI seen by the intended user [7] [8] . Successive cancellation is preferred over parallel cancellation when received signal powers are widely disparate. And parallel cancellation outperforms successive cancellation when received signal powers are roughly equal such as within a cellular system. Figure 9 shows the implementation of one stage of a PIC detector with hard decision for K users. Fig.9 The implementation of one stage PIC detector
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All of the blocks except the matched filter can be implemented in programmable logic. The matched filter, which is complex algorithm for weighted combining and low-speed signal processing requirement, can be implemented effectively in software running in an FPGA-based embedded processor.
Conclusion
Third generation (3G) wireless communications systems will offer exciting new functionality such as high quality, high data-rates and a broad range of services at the price of an increased complexity in the design and verification of the 3G equipments. However, a high throughput platform, such as new system architectures in ASIC, system-on-chip (SoC) and embedded software design, are required to support capacity enhancement techniques. At the same time new design methodologies, based on system level simulation platforms and on the availability of pre-designed IP functions, have to be employed in order to accelerate the development process and to meet the aggressive product development schedules. We believe that the proposed architectures serve as a solid foundation for future cost-effective application-specific integrated circuit (ASIC) implementation of the baseband processing circuit in a W-CDMA systems.
